What happened to the SEV instruction on the 6502?

Question

The 6502 has a group of opcodes which copy bit 5 from the opcode into one of the status flags.

(I know it's not implemented this way, but it looks as though the bit fields are: 2 bits to select the flag out of CIVD, one bit to clear or set, followed by 11000).

See:

0001 1000   CLC    Clear carry
0011 1000   SEC    Set carry
0101 1000   CLI    Clear interrupt flag
0111 1000   SEI    Set interrupt flag
1001 1000   CLV    Clear overflow flag
1011 1000   TAY    Transfer A to Y
1101 1000   CLD    Clear decimal flag
1111 1000   SED    Set decimal flag

The blatant odd one out here is TAY, which takes the place of what looks like should be SEV. SEV does not exist, but intuitively is exactly as useful as CLV, and very easy to implement.

On the other hand, the group of instructions TAY, TYA, TAX, TXA are not really laid out regularly enough that I see any motive for "overriding" what could've been SEV.

What happened?

Answer 1

Setting and clearing carry, the decimal or interrupt flags is useful:

• the carry flag because the 6502 offers only add and subtract with carry;
• the decimal flag because it changes the mode of the processor; and
• the interrupt flag because it masks or unmasks the maskable interrupt.

Conversely, explicitly setting and clearing the other flags mostly isn't useful — that's unambiguously true of the negative, zero and break flags. So the more helpful question is: why allow overflow to be cleared, rather than ignoring it completely like negative et al?

The answer is that the 6502 has a specific input pin, SO, which can be used by external hardware to set the overflow flag. The intention is low-latency hardware interfacing — the programmer enters a spin loop like:

       CLV
.here: BVC .here

The worst-case latency there (assuming no page jump) is three cycles — after two cycles the entire BVC has been read and the decision is made to branch, the overflow flag is set but just too late, an extra cycle is spent performing the branch and then two more rereading the BVC. That's substantially faster than even the fastest IRQ, which starts at 7 cycles.

The main example of usage I'm aware of is the C1540/1541 disk drive where overflow can be enabled to be set each time the flux transition shift register is full.

Answer 2

There is simply no need for setting Overflow. The same is as well true for Negative/Sign and Zero. No operation will be influenced by any of them, it's only used to signal an overflow during ADC and SBC (well, and BIT for testing bit#6).

In fact, the question is rather, why there is a CLV present, as there is no reason, within the boundaries of the instruction set, to set or clear V at all (*1). Any of the three V changing instructions will always set/reset it without looking at the former state (*2). Looking at the various transfer instruction it seems rather that TAY is out of order.

The need to add CLV becomes obvious when considering that hardware can set V via the SO (Set Overflow) input pin.

The combination of SO input and the BVC instruction creates the shortest possible timing to react for an external signal. Having BVC loop on itself will reduce reaction time to a maximum of 3 cycle.

L1  BVC  L1

Way shorter than any IO test or interrupt handling. In fact, the overhead is zero (compared to more than 13 clocks with an interrupt (*3)) and all response time is reduced to 'instruction jitter' i.e. the time needed before either condition can be detected and the instruction stream is redirected. With an interrupt the actual instruction always needs to finish, which may take anywhere between 1 and 6 cycles. (*4)

Since this can only work as intended if V is cleared before entering the loop, software needs a way to do so. That's why CLV got added.

---

###Why V was choosen:

The reason why V has been used is simply that of the non-modal flags (*5), C, N and Z are changed with next to any data manipulating instruction, while V is only influenced by BIT, ADC and SBC. By using V, it is still possible to write meaningful programs that check for an external events while doing other tasks, essentially allowing synchronous event detection with the least possible effort.

Any generic IO-Test would require at least a BIT instruction (if the bit to test is #6 or #7) and a follow up branch, resulting in at least 5/6 cycles and 4 bytes used. If not placed that nice, it'll needs loading and testing a value, which not only needs more cycles and program bytes, but as well destroys a register as well, serious reducing usefulness. With SO and BVS detection can be inserted as often as needed by spending just two bytes and two cycles (in case of not set) each.

---

###Background: Other CPUs

While the V/SO combination is quite restricted and seems more like added on afterthought, having direct testable CPU pins was quite common. Basically two types were used:

• Reflecting the state in one or more Flag bits or

• Offering fast checks, either

• By moving them to flags by a single byte instruction, or

• By offering a combined check and branch instruction for these pins.

In any variation the goal was to allow a few (usually 1..4) input pins to be checked with as least instructions and as fast as possible.

In addition some had as well similar fast output pins.

Some Examples:

• Intel 8085 - RIM/SIM instruction to read SID and control SOD
• Valvo/Signetics 2650 - Two bits (#6/7) in upper status register (PSU) with #6 controlling an output pin (Flag) and #7 reflecting the (Sense) input pin.
• Valvo/Signetics 2650 - As well as direkt I/O instructions (WRTC/WRTD;REDC/REDD) for two implied addressed ports (called Command/Data).
• Fairchild F-8 - Had two 8 bit ports on chip (*6), operated by special short INS/OUTS instructions.
• National SC/MP - Maxes the Flag-in-Status-Register concept with two input bits (Sense A/B) and 3 output (Flag 0/1/2)
• RCA/Intersil CDP1802 - Offering a single output (Q) set/reset by SEQ/REQ and four inputs (EF1/2/3/4). The Inputs are not visible in any status register (the 1802 doesn't have one) but direct testable by a separate set of branch instructions (B1..B4/BN1..BN4)
• General Instruments CP1600 - Maxing out the testable input lines to 16 by having a special branch instruction (BEXT- Branch on EXTernal condition) which outputs a 4 bit address on EBCA0..4 and reads the addressed bit via EBCI.

---

*1 - Likewise for N and Z.

*2 - Unlike the related Carry flag, which needs not only to be checked, but also cleared or set before doing an ADC or SBC

*3 - 7 for the interrupt itself plus 6 for RTI -being an interrupt it as well preservation of registers will usually be needed, weras done via BVC (as wait or inline) will already have all registers set as they need to be and no need to restore.

*4 - Not 7, as an instruction only needs to finish when already started :)

*5 - Modal flags are such that change CPU operation, like the Decimal or Interrupt Disable

*6 - No, despite its odd style, it's not a microcontroller

Answer 3

Here are a few further thoughts on the setting of flags and the SO (set overflow) pin mentioned in the other answers, in response to Joe's comment,

The fact that there's a direct pin that can set the overflow flag is definitely a bit of a "i guess someone somewhere had a use case that needed it". The use of it in the 1540/1541(and I'd guess 1570/1571?) is really fascinating, I don't know if I ever heard of another real-world use of the pin.

I wouldn't be surprised if there were no specific use case at the time and this were just another example of Chuck Peddle's great design skills.

Fast response to external signals was clearly a design goal of the 6502. Note, for example, how unlike the 6800 it stacks only the minimum number of registers when responding to an IRQ. (The 6809 later copied this with its additional "Fast IRQ.") And then there was the BIT instruction, setting not one but two¹ flags directly from memory (read: I/O ports), and various other instructions that directly twiddled memory without needing to touch registers, also saving cycles when doing I/O.

But one thing that Peddle needed was to be able to compete with the 6800's WAI instruction, which basically "pre-executed" the initial part of the interrupt response (immediately stacking the registers and loading the PC with the address in the IRQ vector) and waited for the interrupt, allowing it to start executing the interrupt code with no latency.

I don't know how expensive that would have been to implement (the 6502 was, if anything, even more focused on being cheap than fast), but that technique also had a major issue: once the response was complete, there was significant time until the next response could be generated because the CPU would still have to go through the whole RTI/WAI or RTI/INT sequence before the interrupt code could be executed again. Peddle's solution avoided this by not using an interrupt at all but instead a spin loop. This increased the latency in response to the external signal by up to three cycles, but meant that when processing of the signal was completed, one could be ready to respond to the next instance of that signal much faster than the 6800 could, increasing the maximum signal frequency that the 6502 could handle.

Setting flags to branch based on the state of a chip pin was not a technique original to Peddle; the RCA COSMAC 1801 processor, released in early 1975 as the 6502 design was being worked on, had "four I/O flag inputs directly testable by branch instructions." (You can see more about how this works on the RCA 1802, which was basically just a single-chip version of the two-package 1801.)

---

¹_{The N (negative) and V (overflow) flags are copied directly from bits 7 and 6 of the memory location tested. Additionally, the Z (zero) flag is also updated based on the AND of the A register and the memory value; this may or may not be useful and/or a time saver depending on what's currently in the A register at the time you do the test.}